

Compal Confidential

M/B Schematics Document

Intel Skylake-H 4+2 + AMD Tropo XT2

WWW.AITECH1.RU


LA-C951P

2015-08-14

REV:1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-C951P
				Date: Friday, August 14, 2015	Sheet 1 of 62
				Rev 1.0	

Skylake-H



BOM Structure Table

Function	Stuff	Un-Stuff
DGPU SKU	DIS@	@DIS@
SPI_IO3(MOW36)	QS@	ES@
2G VRAM	V2G@	
4G VRAM	V4G@	
NC Components		@
CMC		CMC@
TPM		TPM@
EMI	EMI@	@EMI@
ESD	ESD@	@ESD@
RF	RF@	@RF@
ISCT	NOISCT@	ISCT@
MPHY_EXT	NOEXTMPHY@	EXTMPHY@
CPU	CPUS@/CPU6@	
KB ID	NOKBL@/KBL@	

HSIO Port Table

HSIO Port	Capable	Device	PCIE CLK	NOTE
1	USB3.0_1 / OTG	NA		
2	USB3.0_2 / SSIC_1	NA		
3	USB3.0_3 / SSIC_2	USB3.0 (MB_UP)		
4	USB3.0_4	USB3.0 (MB_DOWN)		
5	USB3.0_5 / PCIE_1	NA		
....	
12	PCIE_6	WLAN(NGFF_KEY_E)	CLK3	
....	
16	PCIE_10 / SATA_1A	HDD_SATA		
17	PCIE_11	Card Reader	CLK2	
18	PCIE_12	LAN	CLK1	
19	PCIE_13 / SATA_0B	SSD_SATA		
20	PCIE_14 / SATA_1B	SSD_PCl e x 4	CLK4	Opt i on SS D type
21	PCIE_15 / SATA_2			
22	PCIE_16 / SATA_3			
....	

USB2.0 Port Table

USB2.0 Port	Device
1	USB3.0 (MB_UP)
2	USB3.0 (MB_DOWN)
3	NA
4	BT (NGFF)
5	NA
6	USB2.0 (IO_Charge Port)
7	NA
8	Camera
9	NA
10	NA

SOC_SMBUS Address Table (TBC)

SOC_SMBUS Net Name	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
SMBCLK SMBDATA	+3VS	DIMM1	TBC	TBC	0xA0
		DIMM2	TBC	TBC	0xA4
		TP	TBC	TBC	TBC
SML0CLK SML0DATA	+3VS		TBC	TBC	TBC
SML1CLK SML1DATA	+3VS	EC	TBC	TBC	TBC
		Thermal sensor	1001100	TBC	TBC

EC SMBUS Address Table (TBC)

EC_SMBUS Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
SMBUS Port 1	+3VLP	BAT	TBC	TBC	TBC
		CHGR	TBC	TBC	TBC
SMBUS Port 2	+3VLP	TP (reserve)	TBC	TBC	TBC
	+3VLP	Thermal sensor	1001100	TBC	TBC

Power State

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)		HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF


Voltage Rails

Power Plane	Description	S0	S3	S4/S5
VIN	Adapter power supply	N/A	N/A	N/A
BATT+	Battery power supply	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit	N/A	N/A	N/A
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF
+VCC_GT	Sliced graphics power rail	ON	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator	ON	OFF	OFF
+1VALW	System +1VALW power rail	ON	ON	ON*
+1V_PRIM	System +1VALW power rail	ON	ON	ON*
+VCCIO	+1.0VS IO power rail	ON	OFF	OFF
+VGA_PCIE	+1.0VS power rail for GPU	ON	OFF	OFF
+MEM_GFX	+1.5VS power rail for GPU	ON	OFF	OFF
+1.2V_VDDQ	DDR-IV +1.2V power rail	ON	ON	OFF
+1VS_VCCST	+1.0V power rail for CPU	ON	ON	OFF
+1VS_VCCSTG	+1.0VS power rail for CPU	ON	OFF	OFF
+3VALW	System +3VALW always on power rail	ON	ON	ON*
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON
+3VALW_DSW	+3VALW power for PCH DSW rails	ON	ON	ON*
+3V_LAN	+3VALW power for LAN power rails	ON	ON	ON*
+3VS	System +3VS power rail	ON	OFF	OFF
+1.8VGS	+1.8VS power rail for GPU	ON	OFF	OFF
+3VGS	+3VS power rail for GPU	ON	OFF	OFF
+5VALW	System +5VALW power rail	ON	ON	ON*
+5VS	System +5VS power rail	ON	OFF	OFF
+3VL_RTC	RTC power	ON	ON	ON
+VCC_SA	System Agent power rail	ON	OFF	OFF


Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF

Load BOM Option Table

BOM Number	Load BOM Option
4519YS38L09	DIS@/QS@/EMI@/ESD@/RF@/NOEXTMPHY@/HM170@/NOISCT@/CPU5@/KBL@
4519YS38L12	DIS@/QS@/EMI@/ESD@/RF@/NOEXTMPHY@/HM170@/NOISCT@/CPU6@/KBL@



gDDR5 VRAM * 8





G3->S0

S0->S3

S3 ->S0





S0->S5







Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2015/08/10		Deciphered Date		2016/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						VCC/VCCGT					
						Size		Document Number		Rev	
						Custom		LA-C951P		1.0	
						Date:		Friday, August 14, 2015		Sheet 9 of 62	

CG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	* 0: Lane Reversed







WWW.AITECH1.RU



Table 1-3. PCH-H HSI0 Detail (Lane 1-14)

SKU	1	2	3	4	5	6	7	8	9	10	11	12	13	14
H110	USB 3.0/ OTG	USB 3.0	USB 3.0	USB 3.0	N/A	N/A	N/A	N/A	N/A	LAN Only	PCIe/ LAN	PCIe	PCIe	PCIe
H170	USB 3.0/ OTG	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	PCIe	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe	PCIe
HM170	USB 3.0/ OTG	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0/ OTG	PCIe	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe	PCIe	PCIe

Table 1-4. PCH-H HSI0 Detail (Lane 15-26)

SKU	15	16	17	18	19	20	21	22	23	24	25	26
H110	PCIe/ LAN	PCIe	N/A	LAN Only	SATA/ LAN	SATA*	SATA	SATA	N/A	N/A	N/A	N/A
H170	PCIe/ LAN	PCIe/ SATA	PCIe	PCIe/ LAN	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	SATA	SATA	PCIe	PCIe
HM170	PCIe/ LAN	PCIe/ SATA	PCIe	PCIe/ LAN	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	N/A	N/A	N/A	N/A


DisplayPort* Disabling and Termination Guidelines

Port	Strap	How to Enable Port?	How to Disable Port?
Port B	DDPB_CTRLCLK	Pull up to 3.3 V with 2.2-k Ω \pm 5% resistor	No Connect
Port C	DDPC_CTRLCLK	Pull up to 3.3 V with 2.2-k Ω \pm 5% resistor	No Connect
Port D	DDPD_CTRLCLK	Pull up to 3.3 V with 2.2-k Ω \pm 5% resistor	No Connect









SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values

Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2 / SATA	PCI Express* Gen 3 / SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³







<37> HDA_SDOUT_AUDIO
<37> HDA_SYNC_AUDIO
<37> HDA_RST_AUDIO#
<37> HDA_BITCLK_AUDIO




<38> ME_EN RC78 1 2 0.0402 5%



Security Classification			Compal Secret Data			Title		
Issued Date	2015/08/10		Deciphered Date		2016/12/31			Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document	Number
						Custom		LA-C951P
						Date:	Friday, August 14, 2015	Sheet 15 of 62
						Rev	1.0	






SPKR (Internal Pull Down):
TOP Swap Override
 0 = Disable TOP Swap mode.----> ORB Use
 1 = Enable TOP Swap Mode.

No Reboot

- * 0 = Disable No Reboot mode. --> ORB Use
- 1 = Enable No Reboot Mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.


Boot BIOS Strap Bit
 *0 = SPI Mode --> ORB Use
 1 = LPC Mode



Security Classification		Compal Secret Data		<div>Compal Electronics, Inc.</div> <div>I2C,UART,GPIO</div>					
Issued Date		2015/08/10					Deciphered Date		2016/12/31
<div>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</div>						Title		Rev 1.0	
						Size Custom	Document Number		
						LA-C951P			
Date:						Friday, August 14, 2015		Sheet 17 of 62	


Interleaved Memory

Non-ECC DIMM




```
SPD ADDRESS FOR CHANNEL A :
WRITE ADDRESS: 0XA0
READ ADDRESS: 0XA1
SA0 = 0; SA1 = 0; SA2 = 0.
DDR4 POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S
```


Layout Note:
Place near JDIMM1




Layout Note:
Place near JDIMM1



Layout Note:
Place near JDIMM




Layout Note:
PLACE THE CAP WITHIN 200 MILS
FROM THE JDIMM1




(4 mm)

REVERSE



Security Classification	Compul Secret Data	Title	
Issued Date	Deciphered Date	DDRIV DIMM1	
2015/08/10	2016/12/23/1	Rev 1.0	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAQ ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE KEPT SECRET AND NOT DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC. NO PART OF THIS DRAWING OR INFORMATION HEREON MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM COMPAQ ELECTRONICS, INC. NO PART OF THIS DRAWING OR INFORMATION HEREON MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM COMPAQ ELECTRONICS, INC.</p>		<p>Docu- ment Number Cushtn LA-C951P</p>	
Date:	Friday, August 14, 2015	Sheet	20 of 62


Non-ECC DIMM



Two circuit diagrams illustrating the connection of a 12V VDDQ supply to a memory array. The left diagram shows a single column of memory cells with a single VDDQ line. The right diagram shows a similar array but with a more complex VDDQ distribution network, including a 12V VDDQ supply and a 12V VDDQ line. The right diagram also includes a note: "Delete C076 for 2F 0" and "source".

A circuit diagram showing a 2.5V voltage source connected to a series chain of four capacitors. The capacitors are labeled from left to right as: C094 (100,000, 5.3V60A), C095 (100,000, 5.3V60A), C096 (100,000, 5.3V60A), and C097 (100,000, 5.3V60A). The output voltage is taken from the node between C096 and C097. The output voltage is labeled as 10uF*2 and 1uF*2.


A circuit diagram showing a voltage divider. The input is labeled +0.6VS_VTT. The output is taken from the junction between two capacitors, C0107 and C0108. C0107 is a 10uF capacitor with a tolerance of +/-2. C0108 is a 1uF capacitor with a tolerance of +/-1. The capacitors are connected in series between the input and ground. The output is connected to a load, represented by a triangle symbol.



Security Classification		Compal Secret Data		Title	
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETITIVE DIVISION OF IBM TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDRIV DIMM2	
				LCA-CP51M	
Drawn		Sdby: Aarwin H. LIAO		Checked	


GFX PCIE LANE REVERSAL

<6> PEG_CTX_C_GRX_P[0..7]
<6> PEG_CTX_C_GRX_N[0..7]




PCI EXPRESS INTERFACE



PEG_CRX_GTX_P[0..7]
PEG_CRX_GTX_N[0..7]



LVDS Interface





<16> CLK_PEG_VGA
<16> CLK_PEG_VGA#



CLOCK
PCIE_REFCLKP
PCIE_REFCLKN


CALIBRATION
PCIE_CALRP
PCIE_CALRN



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Tropo XT2(1/8) PCIE/PWRseq	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				LA-C951P	
				Date: Friday, August 14, 2015	Sheet 22 of 62

CONFIGURATION STRAPS			
ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPDS ARE USED, THEY MUST NOT CONFLICT DURING RESET			RECOMMENDED SETTINGS 0 = DO NOT INSTALL RESISTOR 1 = INITIAL 10K RESISTOR NA = NOT APPLICABLE
STRAPS	PN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	PCIe Full Tx Output Swing	0: S01, max 100mA 1: S01, max 100mA
TX_DEEMPH_EN	GPIO1	PCIe Transmitter De-emphasis	0: enable 1: enable
RSVD	GPIO2	Reserved	0
BIF_VGA_DIS	GPIO8	VGA Enabled	0
RSVD	GPIO21	Reserved	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0: enable 1: enable
ROMDCFG(2)	GPIO[11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT xxx	
VP_DEVICE_STRAP_ENA	V25VNC	IGNORE VIP DEVICE STRAPS	0
RSVD	H25VNC	Reserved	0
RSVD	GENERIC0	Reserved	0
AUD[1]	HSYMC	AUD[1] AUD0	0: 0 No audio function 1: 1 Audio for DisplayPort and HDMI if dongle is detected 2: 2 Audio for DisplayPort only
AUD[0]	V5VNC	AUD[0]	0: 0 No audio function 1: 1 Audio for DisplayPort and HDMI if dongle is detected 2: 2 Audio for DisplayPort only
AMD RESERVED CONFIGURATION STRAPS ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPDS ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET			
GPIO21	H25VNC	GENERIC0	GPIO2

TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)




PX_MODE=1 for Normal Operation
PX_MODE=0 for BACO mode to shut down power rails except VDDR3,PCIE_VDDC and 1.8V rail

Note:


PX4.0 +VGA_CORE,VDDCI,+1.5VGS ON
PX4.0 +3VGS,+1.0VGS,+1.8VGS OFF
PX5.0 +3VGS,+VGA_CORE,VDDCI,+1.5VGV,+1.0VGS,+1.8VGS OFF

+3VS TO +3VGS

ME2301DC
Rds (on) <=110mohm@Vgs=-4.5
Rds (on) <=150mohm@Vgs=-2.5




Power sequence of Tropo XT2




+1VALW to +VGA_PCIE




A04354
Rds (on) <=5.3mohm@Vgs=4.5
Rds (on) <=3.7mohm@Vgs=10



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-C951P	1.0
				Date:	Friday, August 14, 2015	Sheet 24 of 62



This basic topology should be used for DRAM RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and | Cap values will depend on the DRAM load and will have to be calculated for different Memory, DRAM Load and board to pass Reset Signal Spec. Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2




64X32 GDDR5



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title	VRAM A Lower UV14,UV15	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-C951P	1.0
Date: Friday, August 14, 2015				Sheet	28	of 62


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title	VRAM A Upper UV16,UV17	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-C951P	1.0
				Date:	Friday, August 14, 2015	Sheet 29 of 62

Memory Partition B - Lower 16 bits





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title	VRAM_B Lower_UV18,UV19	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 1.0
				LA-C951P		
Date: Friday, August 14, 2015				Sheet	30	of 62










Memory Partition B - Upper 16 bits



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title	VRAM B Lower UV20,UV21	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 1.0
				LA-C951P		
Date: Friday, August 14, 2015				Sheet	31	of 62




Pin 1 to 10 connections for the HDMI1_RU connector. The diagram shows a 10-pin connector with pins numbered 1 to 10. Pin 1 is IN_Dop, Pin 2 is IN_Don, Pin 3 is IN_Ckp, Pin 4 is IN_Ckln, Pin 5 is SDA_SRC, Pin 6 is SDA_SRE, Pin 7 is SCL_SNK, Pin 8 is SCL_SNK, Pin 9 is SDA_SRC, Pin 10 is SDA_SRE. The connections are as follows: Pin 1 to 22 (HDMICKLK+), Pin 2 to 21 (HDMICKLK-), Pin 3 to 20 (HDMIDAT_NB), Pin 4 to 19 (HDMIDAT_NB), Pin 5 to 18 (HDMICKLK_NB), Pin 6 to 17 (HDMIDAT_R), Pin 7 to 16 (HDMICKLK_R), Pin 8 to 15 (HDMIDAT_NB), Pin 9 to 14 (HDMICKLK_NB), Pin 10 to 13 (HDMIDAT_NB). The diagram also shows connections to +HDMI_5V_OUT and HDMI_TX_2-.




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title HDMI Level shifter			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	LA-C951P	1.0	
				Date:	Friday, August 14, 2015	Sheet	32 of 62


LCD POWER CIRCUIT




CMOS Camera



eDP(FHD) + Camera



From PCH
From EC




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/08/10	Deciphered Date	2016/12/31	eDP LCD / Camera		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 1.0
				Custom	LA-C951P	
				Date:	Friday, August 14, 2015	Sheet 33 of 62

BT



```
<13> USB20_P4
<13> USB20_N4
```

WLAN



Card Reader

RTS5249S-QFN32



Pin11 keep 40 mils

Pin12 keep 40 mils


Pin27 keep 30 mils

Pin9 keep 12 mils


Pin24 keep 30 mils




Close to Pin 11




Close to Pin 27



Close to connector Pin 7




Close to connector pin10







Close to connector pin9

connector Pin10 keep 20 mils




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title	CARD READER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-C951P
				Date	Friday, August 14, 2015
				Sheet	35 of 62
				Rev	1.0

Diagram illustrating the JUMP_43X39 component. The component is shown with two pins, 1 and 2. Pin 1 is connected to +3VALW and pin 2 is connected to +3V LAN. A red box highlights the width specification $W=60\text{mils}$. A blue box highlights the current specification 370mA .




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN_RTL8111H-CG		
				Size	Document Number	Rev.
				LA-C951P		
Date: Friday, August 14, 2015				Sheet	36	of 62




WWW.AITECH1.RU

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				TPM			
				Size Custom	Document Number	Rev	1.0
				Date:	Friday, August 14, 2015	Sheet	39 of 62


Thermal Sensor




KB BKL





KB CONN.



TP CONN.




Screw





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KB/TP/Thermal Sensor		
				Size Custom	Document Number	Rev 1.0
				LA-C951P		
Date:				Friday, August 14, 2015	Sheet 40 of 62	

Power BTN.


Power_BTN





I/O Board CONN.



LED Board CONN.




FAN1 Conn




Security Classification	Compal Secret Data			Title	
Issued Date	2015/08/10	Deciphered Date	2016/12/31	FAN/PWR/LED/IO Board	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				LA-C951P	
				Date:	Friday, August 14, 2015
				Sheet	41 of 62

SATA SSD CONN.
M-KEY





Security Classification		Compal Secret Data		Compal Electronics, Inc. HDD REPETER	
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	1.0
				Date: Friday, August 14, 2015 Sheet 42 of 62	LA-C951P

USB3.0 <Port1,Port2>




USB2.0 + Charger






PRIMARY CMC TP




WWW.AITECH1.RU

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CMC debug port	
Size	Custom	Document Number	LA-C951P	Rev	1.0
Date:	Friday, August 14, 2015	Sheet	44	of	62


+5VALW TO +5VS
+3VALW TO +3VS



For meet tPLT17 & tCPU28 power down sequence.
tPLT17 : 200us (MAX)
tPLT18 : 200us (MAX)
tCPU28 : 200us (MAX)




For meet tPLT15 power down sequence.
tPLT15 : 200us (MAX)




+1VALW TO +VCCST

APS8937
Ron=23mohm
Imax=4A




+1VALW TO +VCCMPHY

APS8937
Ron=23mohm
Imax=4A





+1VALW TO +VCCSTG



EM5201V
Ron<5.5mohm
Imax=6A
VCCSTG: Iccmax=60mA



NA	NA	V1.00A	3.46
<= 65usec full load ready	SLP_S3# AND SLP_S0#	VCCSTG	0.06
NA	NA	VCCMPHYG	2.10
<= 65usec full load ready (Note 11)	SLP_S4#	VCCST	0.12
		VCCPLL	0.145



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title	PWR DCIN / RTC battery
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number SKL H 42
				Date:	Friday, August 14, 2015
				Sheet	46 of 62




WWW.AITECH1.RU

ENE9022 Battery Voltage drop detection.
Connect to ENE9022 pin64 AD1.


B+ near 5V input

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	SKL_H 42
Date: Friday, August 14, 2015				Sheet	47 of 62
				Rev	1.0

1
2
3
4



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+3VALWP/+5VALW	
Size		Document Number		Rev	
Custom		SKL_H 42		1.0	
Date:		Friday, August 14, 2015		Sheet 49 of 62	




STATE	S3	S5	VDDQ	VTT
S0	Hi	Hi	ON	ON
S3	Lo	Hi	ON	OFF
S4/S5	Lo	Lo	OFF	OFF


MOSFET: 3x3 DFN
 H/S Rds(on): 23.2mohm(Typ), 27.8mohm(Max)
 Idsm: 10.1A@Ta=25C, 8.1A@Ta=70C

 L/S Rds(on): 10.8mohm(Typ), 13.6mohm(Max)
 Idsm: 12.5A@Ta=25C

 Choke: 7x7x3
 Rdc=6.2mohm(Typ), 11mohm(Max)

 Switching Frequency: 285kHz
 Ipeak=9.3A
 Iocp~12.3A
 OVP: 113%~120%
 VFB=0.75V, Vout=1.2V
 MOSFET footprint: SIS412DN






WWW.AITECH1.RU

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title	2.5V
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	SKL_H 42
				Date:	Friday, August 14, 2015
				Sheet	51 of 62
				Rev	1.0

D
C
B
A




The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high

WWW.AITECH1.RU


$V_{FB} = 0.6V$
 $V_{out} = 0.6V * (1 + R_{up}/R_{down})$
 $1.0V = 0.6V * (1 + 88.7K/133K)$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title	1.0V
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	SKL_H 42
				Date:	Friday, August 14 2015
				Sheet	52 of 62
				Rev	1.0




WWW.AITECH1.RU

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title	1.8V / 1.5V
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	SKL_H 42
				Date:	Friday, August 14, 2015
				Sheet	53 of 62
				Rev	1.0



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/08/10	Deciphered Date	2016/12/31	CPU IC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				SKL_H 42	1.0
Date: Friday, August 14, 2015		Sheet 54 of 62			




Security Classification	Compal Secret Data	
Issued Date	2015/08/10	Deciphered Date
		2016/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
CPU CORE		
Size	Document Number	Rev
Custom	SKL H 42	1.0
Date:	Friday, August 14, 2015	Sheet 55 of 62

+VCC CORE

SGA00002680


Total VCC Output Capacitor:
63 X 1uF_0201, 10 X 10uF_0402
16 X 22uF_0603, 5 X 330uF_R9




+VCC GT


SGA00002680

Total VCCGT Output Capacitor:
68 X 1uF_0201,
10 X 22uF_0603, 2 X 330uF_R9




Total VCCSA Output Capacitor:
7 X 1uF_0201, 12 X 22uF_0603






Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		ISL62883C	
2015/08/10		2016/12/31		SKL_H 42	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Rev	
		Document Number		1.0	
		Date		Friday, August 14, 2015	
		Sheet		86 of 82	



The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high



Pin 7 BYP is for CS.
Common NB can delete +3VALW and PC15

$$V_{FB} = 0.6V$$

$$V_{out} = 0.6V * (1 + R_{up}/R_{down})$$

$$V_{out} = 0.6V * (1 + 30.1K/20K) = 1.503V$$

TDC 13.2A
Iocp 16A
FSW 800KHz

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title	PCH
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number SKL_H 42
				Date: Friday, August 14, 2015	Sheet 59 of 62

Version change list (P.I.R. List)

Page 1 of 2
for HW

Item	Reason for change	PG#	Modify List	Date	Phase
1	HW design	41	Add DGPU_PWR_EN to EC pin71 Reserve LAN_WAKE# test point at EC pin66 Add R830 PU 10k to 3VALW for EC_LAN_WAKE#	04/07	SIV
2	HW design	9	add TC255~260 on UCl.B2, UCl.B38, UCl.BP1, UCl.BR2, UCl.C1, UCl.C38 TestPoint for SMT test	04/08	SIV
3	HW design	18	remove RH73, CH30 for DCPDSW_1P0 is output pin	04/08	SIV
4	HW design	36	add RC190 for CPU_XDP_TDO PULL high	04/08	SIV
5	HW design	17	RH105 stuff for KB_RST# is OD	04/08	SIV
6	HW design	42	JEDP1 conn. Pin define update	04/08	SIV
7	HW design	35	R228 stuff for novo_btn#	04/08	SIV
8	HW design	16	Change ch19, ch20 to 8.2p for meet X'tal spec	04/09	SIV
9	HW design	31	Change CL165, CL166 to 10p	04/09	SIV
10	HW design	42	C289,R334,C292,R335,C290,C291,U22 circuit change to R120,U5,C128,C1313	04/09	SIV
11	HW design	18	RH66,RH67,RH71,RH72,RH75,RH76,RH78 ,RH79,RH80,RH81,RH82,RH83,RH84 change to short pad	04/10	SIV
12	HW design	32	RC62 change to short pad	04/10	SIV
13	HW design	34	RA96,RA97,RA99,RA100 change to short pad	04/10	SIV
14	HW design	42	R336,R337,R333 change to short pad	04/10	SIV
15	HW design	8	RC83 change to short pad	04/10	SIV
16	HW design	11	RD3,RD5 change to short pad	04/10	SIV
17	HW design	38	R280 chagne to short pad	04/10	SIV
18	HW design	39	R281,R295 chagne to short pad	04/10	SIV
19	HW design	35	R230 change to short pad	04/10	SIV
20	HW design	33	R235~R242 change to short pad	04/10	SIV
21	HW design		RC43,RC49,RC54,RC57,RC81,RC83,RC189,RD4,RD8,RD12,RD22 ,RD26,RD28,RH36,RH51,R208,R323,R324,R314,R322,R331 ,RH40,RH42,RH43,RH46,R350,RA98 change to short pad	04/10	SIV
22	RF recommend	13	Add CH277,CH278 (@RF@)	04/16	SIV
23	HW design	40	RC142 change to 100kohm, add C1314(0.1u) for meet tCPU03	04/17	SIV
24	HW design	9	Delete TC257	04/20	SIV
25	HW design	10	Add TC263,TC264	04/20	SIV
26	RF recommend	11	Add CD271, CD272 for RF request	04/20	SIV
27	HW design	35	Update I/O board pindefine	04/21	SIV
28	EC recommend	15	Add RH108 reserve AC_PRESENT between EC and PCH	04/24	SIV
29	HW design	18	Add RH106(@),RH107	04/24	SIV

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title	HW-PIR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-C951
Date: Friday, August 14, 2015				Sheet	60 of 62

Version change list (P.I.R. List)

Page 2 of 2
for HW

Item	Reason for change	PG#	Modify List	Date	Phase
30	HW design	38	EC pin1 EC_LAN_WAKE# chagne to pin19, pin19 MPHY_EXT_PWR_GATE change to pin38 delete pin64 VCIN1_BATT_DROP, DCHG_I change from pin76 to 64pin add RH118 between +3V_PCH and +3V_HDA for intel sighting 16	06/01	SIT
31	HW design	18	change RH80 from short pad to 0ohm and add CH279 for +1V_HDAPLL for intel sighting 16	06/01	SIT
32	HW design	32	R249 change to 4.99k, R263 change to non-stuff for HDMI EA R332,R244,R359,R250,R360,R361,R362,R363 change from 8.2ohm to 10ohm, R303,R304,R305,R306 change from 150ohm to 300ohm for HDMI EA	06/05 06/08	SIT SIT
33	EMI design	37	CA208, CA209, CA210, CA211 change to 680p and stuff for EMI request	06/09	SIT
34	RF design	40	add C1315 for RF request	06/09	SIT
35	RF design	45	Jadd C1316 for RF request	06/09	SIT
36	RF design	30	add CV525,CV527, for RF request	06/10	SIT
37	RF design	28	CV392 change to 22p for RF request	06/10	SIT
38	RF design	29	CV426 change to 22p for RF request	06/10	SIT
39	RF design	31	add CV526, CV528 for RF request	06/10	SIT
40	EMI design	37	RA5 change to 300ohm bead for EMI request	06/22	SIT
41	HW design	6	PEG change to Lanes 8:15 / DEVICE0 (544924_544924_Skylake_EDS_Vol_1_Rev_0.99)	06/22	SIT
42	ESD design	41	D3 change to SCA00001G00 for ESD request	06/22	SIT
43	ESD design	43	D21, D22 change to SCA00000U10 and stuff D16, D17 change to SC300002C00 and stuff	06/25	SIT
44	HW design	14	Cardreader change port from port17 to port11 Lan change port from port18 to port12	07/10	SIT2
45	RF design	40	add CLIP1~6 for RF request	07/14	SIT2
46	HW design	41	LED1 change to PULL HIGH to +3VLP	07/27	SIT2
47	EMI design	36	CL170, RL61, CL169, DL1 change to EMI@	08/11	SVT
48	EC design	38	add R832 for no KBL function	08/11	SVT
49	EC design	40	R201, Q2, R202, Q1, C214 change to KBL@	08/11	SVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/08/10	Deciphered Date	2016/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HW-PIR	
Size				Document Number	Rev
Custom				LA-C951	1.0
Date				Friday, August 14, 2015	Sheet 61 of 62

2015/02/06

Page 57

PU1601 change power sloution from SY8003D to SY198DQNC

Page 52

PR906 change from 45.3 +-1% 0402 to 100 +-1% 0402

Page 54

Add PC1337(S POLY C 330U 2.5V Y D2 LESR9M EEFS H1.9)

Page 56

PR1519,PR1532,PR1550 change from 1 +-1% 0402 to 1 +-1% 0201

PR1527 change from 100K +-5% 0402 to 100K +-5% 0201

PR1501,PR1502,PR1504,PR1508,PR1510,PR1516,PR1517,PR1518,PR1520,
PR1529,PR1530,PR1531,PR1548,PR1549,PR1552 change from 10K +-5% 0402
to 10K +-5% 0201

2015/02/06

Page 47

PR412 change from 10_0402_1% to 0_0402_5%

Page 46

PR319 change from 10K_0402_1% to 100K_0402_1%

PR323 change from 12K_0402_1% to 120K_0402_1%

PR322 change from 10K_0402_1% to 0_0402_5%

Page 48

PC502 change from 0.22U_0402_10V6K to 0.1U_0402_25V6

PR501 change from 2.2_0402_1% to 0_0402_5%

Page 56

PR1554 change from 887 +-1% 0402 to 1.05K +-1% 0402

2015/03/16

Follow Power module design.

Page 46

PR328 change to non-mount

PC316 change from 2.2U_0805_25V6K to 2.2U_0603_16V6K

Page 48

PR501 change from 0_0402_5% to 2.2_0603_5%

PC502 change from 0.1U_0402_25V6 to 0.1U_0603_25V7K

Add PR513(5.1_0603_5%)

PC514 & PC515 change from 1U_0603_10V6K to 1U_0402_10V6K

2015/04/10

Modify for ADP_ID circuit

Page 44

Add PR107(0_0402_5%)

PQ101 , PR103 & PR104 change to non-mount

Modify for ADP_I circuit

Page 45

PR206 & PR208 change to non-mount

Change to 0 ohm R-short for part count reduce

Page 46

PR322 change to 0 ohm-short pad

Page 47

PR412 change to 0 ohm R-short

Page 53

PR1005, PR1006, PR1012, PR1015, PR1021 & PR1022
change to 0 ohm R-short

Consider power budget, It can change CHOKE size to 2520.

Page 51

PL801 change to 1UH +-20% 2.3A 2.5X2X1.2
FERRITE(SH000011S00)

3 cell battery design can reduce 1pcs bead in VGA CORE

Page 56

Delete PL1502

2015/04/14

For CPU transient fine-tune

PC904 change from 0.039U_0603_25V7(SE00000A780)
to .01U 50V K X7R 0402 (SE074103K80)

PR902 change from 1K_0402_1%(SD034100180)
to 12K_0402_1%(SD034120280)

PR913 change from 19.6K_0402_1%(SD000003580)
to 47.5K_0402_1%(SD034475280)

PR912 change from 8.45K_0402_1%(SD000000680)
to 19.1K_0402_1%(SD034191280)

PR920 change from 34.8K_0402_1%(SD034348280)
to 35.7K_0402_1%(SD000007500)

PC901 change from 1000P_0402_50V7K(SE074102K80)
to 2200P_0402_50V7K(SE074222K80)

PR910 change from 1K_0402_1%(SD034100180)
to 2.32K_0402_1%(SD00000WS80)

PR933 change from 22.6K_0402_1%(SD034226280)
to 23.7K_0402_1%(SD034237280)

PR935 ,PR939 change from 1K_0402_1%(SD034100180)
to 590_0402_1%(SD00000C080)

PR934 change from 3.3K_0402_1%(SD00000GW80)
to 4.7K_0402_1%(SD034470180)

PC918 ,PC922 change from 2200P_0402_50V7K(SE074222K80)
to 3300P_0402_50V7K(SE074332KL0)

PR966 change from 52.3K_0402_1%(SD034523280)
to 54.9K_0402_1%(SD00000H880)

PR964 change from 42.2K_0402_1%(SD034422280)
to 44.2K_0402_1%(SD034442280)

PR940 change from 3.3K_0402_1%(SD00000GW80)
to 4.12K_0402_1%(SD034412180)

For sourcer request,modify P/N

PC1001,PC1006,PC1013,PC1017,PC1029,PC1030 change
from SE000005ZL0(0.22U 25V K X7R 0603)
to SE000005Z80(0.22U 25V K X7R 0603)

PC602 ,PC802 change
from SE000008L80(22U 6.3V M X6S 0805 H1.25)
to SE00000M000(22U 6.3V M X5R 0603)

PC203,PC204,PC312,PC402 change
from SE075103K80(.01U 25V K X7R 0402)
to SE074103K80(.01U 50V K X7R 0402)

PC505 ,PC506 change
from SE093106K80(10U 6.3V K X5R 0805 H1.25)
to SE000005T80(10U 6.3V M X5R 0603 H0.8)

PC1007,PC1008,PC1018,PC1020,PC1031,PC1032 change
from SE107225KL0(2.2U 6.3V K X5R 0603)
to SE000008880(2.2U 6.3V M X5R 0402)

To avoid leakage current at +1V_VCCST.

PR932 change to non-mount

Base on test result,reduce CPU output cap.

PC927 change to non-mount

PC1103 ,PC1105 ,PC1106 change to non-mount

PC1117 ,PC1113 ,PC1116 ,PC1109 change to non-mount

PC1146,PC1147,PC1148,PC1149 change to mount

For HW request,modify power sequence.

PC517 change from SE102104K00(0.1U_0402_10V7K)
to SE074102K80(1000P_0402_50V7K)

PC1401 change from SE076104K80(0.1U_0402_16V7K)
to SE074102K80(1000P_0402_50V7K)

VGA CORE component over heat issue,change to
AON6970 to reduce power loss.

PQ1501 ,PQ1502 ,PQ1503 change from SB00000XJ10(AON6932A 2N DFN5X6-8)
to SB000010K00(AON6970 2N DFN5X6D)

2015/04/30

Force VGA core work in 3-phase CCM mode.

Add PR1524 (10K +-1% 0201)

Add snubber and 6.8pF cap for EMI and RF request

Add PR405 & PR411 (4.7_1206_5%)

Add PC412 & PC428 (680P_0603_50V7K)

Add PR1007.PR1008.PR1016.PR1014.PR1023.
PR1024 (4.7_1206_5%)

Add PC1009.PC1010.PC1021.PC1019.PC1033.
PC1034(680P_0603_50V7K)

Add PC704(6.8P_0402_50V8C)

Add VGA VR TT# protection circuit
to VGA AC_batt (GPIO 5)

Add PR1610(100K_0201_5%)

Add PQ1504(DMN65D8LDW-7_SOT363-6)

Modify for ADP_ID circuit

Delete PR107(0_0402_5%)

2015/06/01

Follow Power module design.

PR309 & PR310 change from 10 ohm to R-short

Reduce part count for 3S battery design

Delete PR221 and PR225

Reduce part count

PR904,PR909,PR916,PR921,PR923,PR924,PR925,PR929
,PR976,PR977,PR978 change to 0-ohm R-short

PR1514,PR1511 change to 0-ohm R-short

Base on power budget ,modify solution

PU1401 change to SYX196DQNC

2015/06/05

Reduce part count

PR313,PR317,PR320,PR511,PR1409,PR1605 change to 0-ohm R-short

Skylake RTC circuit modify

Add PR107(45.3K_0603_1%)

Add PR105 change from 1K_0603_5% to 1.5K_0603_5%

2015/06/08

Reduce part count

PR1003,PR1013,PR1020,PR1004,PR1011,PR1019 change to
0805 0-ohm R-short

PR314,PR404,PR410,PR704,PR1404, PR1522,PR1542
PR1604 change 0603 0-ohm R-short

EMI & RF request

Add PR325(4.7_1206_5%) and PC320(680P_0603_50V7K)

PR316 change from 0_0603_5% to 2.2_0603_5%

Reserve PC1615(6.8P_0402_50V8C)

2015/06/22

For RF noise issue

Change CPU cap location from PC1101 & PC1102 to
PC1103 & PC1105

Delete PC1101 & PC1102

For CPU transient fine-tune

PR913 change from 47.5K_0402_1% to 48.7K_0402_1%

PR933 change from 23.7K_0402_1% to 23.2K_0402_1%

PC928 change from 1000P_0402_50V7K to 1200P_0402_50V7K

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/08/10	Deciphered Date	2016/12/31	POWER PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custpm	Document Number AIPY6
				Date: Friday, August 14, 2015	Rev 1.0
				Sheet 62	of 62